Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1 Claim 1 (original): A wide band modulation PLL, 2 comprising: a PLL part, including: 3 a voltage controlled oscillator; 4 5 a frequency divider that divides a frequency of an output signal of the voltage controlled oscillator; 6 7 a phase comparator that outputs a signal based on a phase difference between a reference signal and the 8 output signal of the frequency divider; and 9 10 a loop filter that outputs an output to the voltage controlled oscillator so as to average the output 11 of the phase comparator; 12 a first modulation input part that inputs a first 13 modulation signal to the voltage controlled oscillator 14 based on inputted modulation data for modulating; and 15 a second modulation input part that inputs a second 16 modulation signal to a position different from the voltage 17 controlled oscillator in the PLL part based on 18 modulation data, 19 wherein the voltage controlled oscillator includes a 20 first control terminal to which the first modulation signal 21 is inputted and a second control terminal to which a signal 22

1

2

3

4

5

6

7

8

9

10

1

2

3

4

5

6

based on the second modulation signal is inputted; and 23 wherein the first modulation input 24 part has modulation sensitivity calculation unit that calculates a 25 first modulation sensitivity in the first control terminal 26 and a modulation factor adjustment unit that adjusts a 27 modulation factor of the modulation data based on the 28 29 calculated first modulation sensitivity and outputs the first modulation signal. 30

Claim 2 (original): The wide band modulation PLL as set forth in claim 1, wherein the modulation sensitivity calculation unit has a modulation sensitivity calculation part that measures a signal inputted to the second control terminal, that calculates a second modulation sensitivity in the second control terminal, that measures a value between indicating а ratio the second modulation sensitivity and the first modulation sensitivity, and that calculates the first modulation sensitivity based on the calculated second modulation sensitivity.

Claim 3 (currently amended): The wide band modulation PLL as set forth in claim 1—or—2, wherein the first modulation input part has an A/D converter that makes digital conversion of a signal inputted to the second control terminal of the voltage controlled oscillator, the modulation sensitivity calculation unit, the modulation

- factor adjustment unit, and a D/A converter that makes
 analog conversion of an output of the modulation factor
 adjustment unit and that outputs the output to the first
 control terminal.
- Claim 4 (currently amended): The wide band modulation 1 PLL as set forth in any one of claims 1 and 2 claim 1, 2 3 wherein the first modulation input part includes an A/D converter that makes digital conversion of a 4 signal inputted to the second control terminal of the voltage 5 controlled oscillator, the modulation sensitivity 6 7 calculation unit, and the modulation factor adjustment unit; 8
- wherein the modulation factor adjustment unit outputs
 a digital signal to the first control terminal; and
 wherein the voltage controlled oscillator changes a
 frequency based on the digital signal inputted to the first
 control terminal.
- Claim 5 (currently amended): The wide band modulation

 PLL as set forth in any one of claims 1 through 4claim 1,

 wherein the second modulation input part has a frequency

 dividing ratio generation unit that controls a frequency

 dividing ratio of the frequency divider based on carrier

 frequency data and the modulation data.

1

2

3

1

2

3

4

5

6

7

- Claim 6 (currently amended): The wide band modulation

 PLL as set forth in any one of claims 1 through 4claim 1,

 wherein the second modulation input part has a direct

 digital synthesizer that generates a modulation signal

 based on carrier frequency data and the modulation data and

 that outputs the modulation signal to the phase comparator.
- Claim 7 (currently amended): The wide band modulation

 PLL as set forth in any one of claims 1 through 6claim 1,

 wherein the first modulation input part calculates the

 first modulation sensitivity, adjusts a modulation factor

 and outputs the first modulation signal at the time of an

 activation of the wide band modulation PLL and every

 predetermined period is elapsed after the activation.
 - Claim 8 (original): The wireless terminal apparatus incorporating the wide band modulation PLL according to any one of claims 1 through 7.
 - Claim 9 (original): A modulation factor adjustment method of a wide band modulation PLL comprising a PLL part including a voltage controlled oscillator, a frequency divider for dividing a frequency of an output signal of the voltage controlled oscillator, a phase comparator for outputting a signal according to a phase difference between a reference signal and an output signal of the frequency

- 8 divider, and a loop filter for averaging an output of the
- 9 phase comparator and outputting the output to the voltage
- 10 controlled oscillator, the method comprising:
- inputting a first modulation signal to a first control
- 12 terminal of the voltage controlled oscillator for
- 13 modulating;
- inputting a second modulation signal to a position
- different from the voltage controlled oscillator in the PLL
- 16 part based on the PLL by inputting carrier frequency data;
- 17 calculating a first modulation sensitivity in the
- 18 first control terminal of the voltage controlled
- 19 oscillator, and
- 20 adjusting a modulation factor of the first modulation
- 21 signal based on the calculated first modulation
- 22 sensitivity.
- 1 Claim 10 (original): The modulation factor adjustment
- method of a wide band modulation PLL as set forth in claim
- 9, wherein the step of calculating the first modulation
- 4 sensitivity comprises the steps of:
- 5 measuring an input voltage inputted to a second
- 6 control terminal being different from the first control
- 7 terminal in the voltage controlled oscillator based on the
- 8 second modulation signal;
- g calculating a second modulation sensitivity in the
- second control terminal; and

Appl. No. TBD Preliminary Amdt. Dated June 20, 2005 Reply to Office action of N/A

11	measuri	ng a	value	indica	ting a	a ratio	between	the
12	second modu	lation	sensi	tivity	and t	the firs	t modulat	ion
13	sensitivity,	and	calc	ulating	g the	first	modulat	ion
14	sensitivity	based	on t	he cal	culate	d second	d modulat	ion
15	sensitivity.							